Find Jobs Hiring Now Near You!

Get Jobilize Mobile App

Get Jobilize Job Search Mobile App Now

Receive real-time job alerts and never miss the right job again

Get it on Google Play Download on the App Store
Design Verification Engineer

Synapse Design


Key responsibilities: 5+ years of working experience in Design verification. Pre-Silicon IP validator for USB IP The works involved subsystem-level verification. Knowledge in test plan writing, writing tests in UVM and System Verilog, Able to debug RTL issues, coverage writing and SVA, waveform...


Design Verification Engineer

Synapse Design


Key responsibilities: 5+ years of working experience in Design verification. Pre-Silicon IP validator for USB IP The works involved subsystem-level verification. Knowledge in test plan writing, writing tests in UVM and System Verilog, Able to debug RTL issues, coverage writing and SVA, waveform...


Design Verification Engineer

Synapse Design


Key responsibilities: 5+ years of working experience in Design verification. Pre-Silicon IP validator for USB IP The works involved subsystem-level verification. Knowledge in test plan writing, writing tests in UVM and System Verilog, Able to debug RTL issues, coverage writing and SVA, waveform...


Design Verification Engineer

Synapse Design


Key responsibilities: 5+ years of working experience in Design verification. Pre-Silicon IP validator for USB IP The works involved subsystem-level verification. Knowledge in test plan writing, writing tests in UVM and System Verilog, Able to debug RTL issues, coverage writing and SVA, waveform...


Design Verification Engineer

Synapse Design

  • US - CA - Lodi

  • April 28, 2024


Key responsibilities: 5+ years of working experience in Design verification. Pre-Silicon IP validator for USB IP The works involved subsystem-level verification. Knowledge in test plan writing, writing tests in UVM and System Verilog, Able to debug RTL issues, coverage writing and SVA, waveform...


Design Verification Engineer

Synapse Design


Key responsibilities: 5+ years of working experience in Design verification. Pre-Silicon IP validator for USB IP The works involved subsystem-level verification. Knowledge in test plan writing, writing tests in UVM and System Verilog, Able to debug RTL issues, coverage writing and SVA, waveform...


Design Verification Engineer

Synapse Design


Key responsibilities: 5+ years of working experience in Design verification. Pre-Silicon IP validator for USB IP The works involved subsystem-level verification. Knowledge in test plan writing, writing tests in UVM and System Verilog, Able to debug RTL issues, coverage writing and SVA, waveform...


Design Verification Engineer

Synapse Design


Key responsibilities: 5+ years of working experience in Design verification. Pre-Silicon IP validator for USB IP The works involved subsystem-level verification. Knowledge in test plan writing, writing tests in UVM and System Verilog, Able to debug RTL issues, coverage writing and SVA, waveform...


Design Verification Engineer

Synapse Design


Key responsibilities: 5+ years of working experience in Design verification. Pre-Silicon IP validator for USB IP The works involved subsystem-level verification. Knowledge in test plan writing, writing tests in UVM and System Verilog, Able to debug RTL issues, coverage writing and SVA, waveform...


Design Verification Engineer

Synapse Design

  • US - CA - Indio

  • April 28, 2024


Key responsibilities: 5+ years of working experience in Design verification. Pre-Silicon IP validator for USB IP The works involved subsystem-level verification. Knowledge in test plan writing, writing tests in UVM and System Verilog, Able to debug RTL issues, coverage writing and SVA, waveform...


Design Verification Engineer

Synapse Design


Key responsibilities: 5+ years of working experience in Design verification. Pre-Silicon IP validator for USB IP The works involved subsystem-level verification. Knowledge in test plan writing, writing tests in UVM and System Verilog, Able to debug RTL issues, coverage writing and SVA, waveform...


Design Verification Engineer

Synapse Design


Key responsibilities: 5+ years of working experience in Design verification. Pre-Silicon IP validator for USB IP The works involved subsystem-level verification. Knowledge in test plan writing, writing tests in UVM and System Verilog, Able to debug RTL issues, coverage writing and SVA, waveform...